

CLAIMS

1 A PLL circuit adapted for reproducing, from an input signal which has been caused to undergo transmission through a desired transmission system, clock of the input signal,

the PLL circuit comprising:

a binarization circuit for binarizing the input signal to generate a binarized signal;

a signal generating circuit for allowing frequency to be variable by a control signal to output a first oscillating output signal and a second oscillating signal different from the first oscillating output signal by 90 degrees [$\pi/2$] in phase;

a first phase comparison circuit for performing phase comparison between the first oscillating output signal and the binarized signal to output a first phase comparison result;

a second phase comparison circuit for performing phase comparison between the second oscillating output signal and the binarized signal to output a second phase comparison result,

a control direction judgment circuit for judging, on the basis of polarities of the first and second phase comparison results, control direction by the control signal to output control direction judgment result;

an integrating circuit for integrating the control direction judgment

results to output an integrated result; and

a correction circuit for discriminating whether or not the integrated result is zero to detect, from the discrimination result and an output of the first or second phase comparison circuit, that the phase difference is $[\pm\pi/2]$ to output a control signal in which correction processing has been performed on the basis of the detection result thus obtained,

whereby to control the operation of the signal generating circuit by the correction-processed control signal.

2 The PLL circuit as set forth in claim 1,

wherein the input signal consists of a PSK modulating signal.

3 The PLL circuit as set forth in claim 1,

wherein the input signal consists of a modulating signal by Manchester code.

4 A demodulating circuit adapted for reproducing, from an input signal which has been caused to undergo transmission through a desired transmission system, data sequential caused to undergo transmission through the input signal,

the demodulating circuit comprising:

a binarization circuit for binarizing the input signal to generate a binarized signal;

a signal generating circuit for allowing frequency to be variable by a

control signal to output a first oscillating output signal and a second oscillating output signal different from the first oscillating output signal by 90 degrees [$\pi/2$] in phase;

a first phase comparison circuit for performing phase comparison between the first oscillating output signal and the binarized signal to output a first phase comparison result;

a second phase comparison circuit for performing phase comparison between the second oscillating signal and the binarized signal to output a second phase comparison result;

a control direction judgment circuit for judging control direction by the control signal on the basis of polarities of the first and second phase comparison results to output control direction judgment result;

an integrating circuit for integrating the control direction judgment results by one period of the input signal to output an integrated result; and

a correction circuit for discriminating whether or not the integrated result is zero to detect, from the discrimination result and an output of the first or second phase comparison circuit, that the phase difference is [$\pm\pi/2$] to output a control signal in which correction processing has been performed on the basis of the detection result thus obtained,

whereby to control the operation of the signal generating circuit by the correction-processed control signal to output the data sequential by the first or

second phase comparison result.

5 The demodulating circuit as set forth in claim 4,
wherein the input signal consists of a PSK modulating signal.

6 The demodulating circuit as set forth in claim 5,
wherein the input signal consists of a modulating signal by
Manchester code.

7 An IC card adapted for demodulating data sequential, by a
demodulating circuit, from a transmit signal which has been received through
an antenna to process the demodulated data sequential thus obtained,

the demodulating circuit comprising: a binarization circuit for
binarizing the transmit signal to generate a binarized signal; a signal
generating circuit for allowing frequency to be variable by a control signal to
output a first oscillating output signal and a second oscillating output signal
different from the first oscillating output signal by 90 degrees [$\pi/2$] in phase; a
first phase comparison circuit for performing phase comparison between the
first oscillating output signal and the binarized signal to output a first phase
comparison result; a second phase comparison circuit for performing phase
comparison between the second oscillating output signal and the binarized
signal to output a second phase comparison result; a control direction
judgment circuit for judging control direction by the control signal on the
basis of polarities of the first and second phase comparison results to output

control direction judgment result; an integrating circuit for integrating the control direction judgment results by one period of the input signal to output an integrated result; and a correction circuit for discriminating whether or not the integrated result is zero to detect, from the discrimination result and an output of the first or second phase comparison circuit that the phase difference is $[\pm \pi/2]$ to output a control signal in which correction processing has been performed on the basis of the detection result thus obtained,

whereby to control the operation of the signal generating circuit by the correction-processed control signal to output the data sequential by the first or second phase comparison result.

8 The IC card as set forth in claim 7,

wherein the transmit signal consists of a PSK modulating signal.

9 The IC card as set forth in claim 7,

wherein the transmit signal consists of a modulating signal by Manchester code.

10 An IC card processing apparatus adapted for demodulating, from a response signal which has been received through an antenna, data sequential which has been sent out from an IC card by using a demodulating circuit to process the data sequential thus demodulated,

the demodulating circuit comprising: a binarization circuit for binarizing the response signal to generate a binarized signal; a signal

generating circuit for allowing frequency to be variable by a control signal to output a first oscillating output signal and a second oscillating output signal different from the first first output signal by 90 degrees [$\pi/2$] in phase; a first phase comparison circuit for performing phase comparison between the first oscillating output signal and the binarized signal to output a first phase comparison result; a second phase comparison circuit for performing phase comparison between the second oscillating output signal and the binarized signal to output a second phase comparison result; a control direction judgment circuit for judging control direction by the control signal on the basis of polarities of the first and second phase comparison results to output control direction judgment result; an integrating circuit for integrating the control direction judgment results by one period of the input signal to output an integrated result; and a correction circuit for discriminating whether or not the integrated result is zero to detect, from the discrimination result and an output of the first or second phase comparison circuit, that the phase difference is [$\pm \pi/2$] to output a control signal in which correction processing has been performed on the basis of the detection result thus obtained,

whereby to control the operation of the signal generating circuit by the correction-processed control signal to output the data sequential by the first or second phase comparison result.

11 The IC card processing apparatus as set forth in claim 10,

wherein the response signal consists of a PSK modulating signal.

12 The IC card processing apparatus as set forth in claim 10,

wherein the response signal consists of a modulating signal by
Manchester code.